

# The Search for Concurrency!

Across Multiple Hardware Platforms

with OpenMP and SYCL on GPUs of tasks

---

Thomas Applencourt

February 15, 2023

# Introduction

---

# Disclaimer


- This is just a micro-benchmark! Do not over-extrapolate.
- This is a snapshot in time, with my current environment. Results will change!
- Didn't try that many compilers
- **Don't trust me, just measure<sup>1</sup> by yourself**

---

<sup>1</sup><https://github.com/argonne-lcf/HPC-Patterns/tree/main/concurrency>

# What is OpenMP and SYCL?

We don't have time for That! If you don't know them, I will teach you during the talk.



1. SYCL and OpenMP argue to be portable programming model
2. We will verify that they are "performance" portable<sup>2</sup> so that you can design your application accordingly

---

<sup>2</sup>For a tiny subset of behavior on A100, Mi250, PVC

# What is Concurrency?

- "Concurrency": our tasks<sup>3</sup> can be executed out-of-order
- "Parallelism" the fact that our task are really executing at the same time.

---

<sup>3</sup>Kernels, commands, programs, ...

# General Goal of this Talk

Overlaps of computation and data-transfer is one of the 101 gpu-optimization. We will verify that OpenMP and SYCL in GPU can do it!

- We will explore how to express "task concurrency" in SYCL and OpenMP<sup>4</sup>
- And verify if we achieve parallelism (we do HPC!)

We will **not** talk about concurrency inside kernel (work-item, threads,...). But parallelism between tasks!

---

<sup>4</sup>Using multiple MPI rank per GPU is lame...

# More precise goal of this talk

We will see if we can overlap:

- Compute Kernels
- Compute kernel and Data-Transfers
- Bi-directional data-transfers



Doing things in parallel is better than doing serially

- GPUs are large. You want to maximize the "global occupancy" (how many compute units you are using)
  - You may have no choice than to run multiple kernels in parallel
- PCI is damn slow! You want to:
  - Saturate the Bandwidth! PCI is a "fully-duplex" protocol so do concurrent bidirectional transfers<sup>5</sup>
  - Overlaps compute and data-transfer

---

<sup>5</sup>if you are not doing it, you are wasting bandwidth

# Concurrency

---

## Host Threads

```
1 #pragma omp parallel for
2 for (auto c: commands)
3   #pragma omp target [...]
4   {}
5
```

## No wait

```
1 for (auto c: commands)
2   #pragma omp target [...] nowait
3   {}
4
5   #pragma omp taskwait
```

(The target region can be anything. A *target team distribute...* followed by a kernel, or a *target update*)

---

<sup>6</sup>Please implementer support meta-directive so I don't need to 'ifdef' my poor benchmark and have two binaries

Out of order queue:

```
1  sycl::queue Q;  
2  for (auto& c: commands)  
3      do_work(Q, c);  
4  Q.wait();
```

Pools of In order Queues:

```
1  const sycl::device D;  
2  const sycl::context C(D);  
3  std::vector<sycl::queue> Qs;  
4  // Creating the in-order queues  
5  for (auto _: commands)  
6      Qs.push_back(  
7          sycl::queue(  
8              C, D,  
9              sycl::property::queue::in_order{}  
10             )  
11         );  
12  // Submitting jobs  
13  for (int i = 0; i < commands.size(); i++)  
14      do_work(Qs[i], commands[i]);  
15  for (auto &Q : Qs)  
16      Q.wait();
```

# Measurement

---

# Benchmark

- We will measure the time it takes to perform N commands serially. Commands can be
  - Memcopy from Device memory to Host memory<sup>7</sup>
  - Memcopy from Malloced memory to Device
  - ...
  - Compute kernel
- Then we will measure the time it took to perform them concurrently
- Success is we have a N-x speed-up!

---

<sup>7</sup>Host memory = Pinned Memory

## A little bit of technical details<sup>10</sup>

- We auto-tune the commands so they take the same times
  - Data-transfer payload a large (few hundreds of megabyte). We are reaching "peak" BW.
  - The compute kernel use only one work-item / cuda-threads. But consist of large FMA chains<sup>8</sup>
- We run the experiment 200 times and take the min time<sup>9</sup>
- In openmp we first *enter-data* and then use *update* for the memcopy
- For OpenMP pinned memory: We used *omp\_target\_alloc\_host* and try to use *llvm\_omp\_target\_alloc\_host*

---

<sup>8</sup>cl-peak like

<sup>9</sup>Principle of charity and this avoid dealing with all the JITing, power throttling, ... noises

<sup>10</sup>Just to make you think that I know what I'm talking about...

# Example of logfile:

Small Log of a AMD run:

```
./sycl in_order --commands H2D D2H
Minimum Measured Total Time Serial: 69793us
  Minimum Time Command 0 ( HD): 34912us (28.6434 GBytes/s)
  Minimum Time Command 1 ( DH): 34881us (28.5405 GBytes/s)
Maximum Theoretical Speedup: 1.99911x
Minimum Measured Total Time //: 42465us (46.9922 GBytes/s)
Speedup Relative to Serial: 1.64354x
## in_order | HD DH | SUCCESS: Close from Theoretical Speedup
```

Success!<sup>11</sup>

---

<sup>11</sup>I have kind of a "easy" threshold for success, 30% of ideal



# Nvidia A100: OpenMP

Using:

- *clang version 16.0.0 <https://github.com/intel/llvm.git> aa69e4d9b86*
- *cuda toolkit 11.8.0*

commands	host threads	nowait
C C	SUCCESS	FAILURE
C M2D	SUCCESS	FAILURE
C D2M	SUCCESS	FAILURE
H2D D2H	NOT RUN	NOT RUN
M2D D2M	FAILURE	FAILURE

- Was not able to get Host allocation to work
- Nowait -> OpenMP Runtime Issue

Using:

- *clang version 16.0.0 <https://github.com/intel/llvm.git> 055ee225*
- *cladtoolkit 11.8.0*

commands	Qs in-order	Q out-of-order
C C	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	kind of SUCCESS	Kind of SUCCESS
M2D D2M	FAILURE	FAILURE

Bidirectional bandwidth higher than unidirectional, but not in the 30% tolerance

Using:

- *AMD clang version 15.0.0*

*<https://github.com/RadeonOpenCompute/llvm-project> roc-5.4.0 22465 d6f0fe8*

- *rocm-5.4.0*

commands	host threads	nowait
C C	SUCCESS	FAILURE
C M2D	SUCCESS	FAILURE
C D2M	SUCCESS	FAILURE
H2D D2H	NOT RUN	NOT RUN
M2D D2M	FAILURE	FAILURE

- Was not able to get Host allocation to work
- Nowait -> OpenMP Runtime Issue

Using:

- `clang version 16.0.0 (git@github.com:intel/llvm.git 0b1fd8df661)`
- `rocm-5.4.0`

commands	Qs in-order	Q out-of-order
C C	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	SUCCESS	SUCCESS
M2D D2M	FAILURE	FAILURE

M2D, D2M Failure -> Not a SYCL issue. Lower level problem

# Intel PVC: OpenMP

- Using OneAPI 2022.12.30.003
- `ZE_AFFINITY_MASK=0.0`
- `LIBOMPTARGET_LEVEL_ZERO_USE_IMMEDIATE_COMMAND_LIST=1`
- `LIBOMPTARGET_LEVEL0_USE_COPY_ENGINE=main`

commands	host threads	nowait
C C	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	FAILURE	FAILURE
M2D D2M	FAILURE	FAILURE

H2D, H2M -> We are aware of the bug. Working with Intel to mitigate it.

# Intel PVC: SYCL

- Using OneAPI 2022.12.30.003
- `ZE_AFFINITY_MASK=0.0`
- `SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=1`

commands	Qs in-order	Q out-of-order
C C	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	FAILURE	FAILURE
M2D D2M	FAILURE	FAILURE

H2D, H2M -> We are aware of the bug. Working with Intel to mitigate it.

## Conclusion

---

# Conclusion

Good news:

- **Overlaps of compute/compute and compute/data-transfer work in all Hardware, all programming model!**
- intel/SYCL rocks in all the backend!
- If you want PCI bi-directional data-transfer concurrency one need need to use Host Memory<sup>12</sup>

Not so Good news:

- Currently PVC doesn't exploit PCI full-duplex capability
- OpenMP Nowait need some love on AMD, NVIDIA
- I was not able to use host-memory on AMD, NVIDIA

---

<sup>12</sup>Also know at pinned memory



# Acknowledgment

Thanks for a lot of people who helped me with this talk (Colleen, Abhi, Aksel, ...).

This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy (DOE) Office of Science and the National Nuclear Security Administration.

This research used resources of the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.