

# The Search for Concurrency!

### Across Multiple Hardware Platforms

with OpenMP and SYCL on GPUs of tasks

Thomas Applencourt February 15, 2023

# Introduction

- This is just a micro-benchmark! Do not over-extrapolate.
- This is a snapshot in time, with my current environment. Results will change!
- Didn't try that many compilers
- Don't trust me, just measure<sup>1</sup> by yourself

<sup>1</sup>https:

//github.com/argonne-lcf/HPC-Patterns/tree/main/concurency



We don't have time for That! If you don't know them, I will teach you during the talk.





- 1. SYCL and OpenMP argue to be portable programming model
- 2. We will verify that they are "performance" portable <sup>2</sup> so that you can design your application accordingly

<sup>&</sup>lt;sup>2</sup>For a tiny subset of behavior on A100, Mi250, PVC



- $\cdot\,$  "Concurrency": our tasks  $^3$  can be executed out-of-order
- "Parallelism" the fact that our task are really executing at the same time.

<sup>3</sup>Kernels, commands, programs, ...



Overlaps of computation and data-transfer is one of the 101 gpu-optimization. We will verify that OpenMP and SYCL in GPU can do it!

- We will explore how to express "task concurrency" in SYCL and OpenMP<sup>4</sup>
- And verify is we achieve parallelism (we do HPC!)

We will **not** talk about concurrency inside kernel (work-item, threads,...). But parallelism between tasks!

<sup>&</sup>lt;sup>4</sup>Using multiple MPI rank per GPU is lame...



We will see if we can overlap:

- Compute Kernels
- Compute kernel and Data-Transfers
- Bi-directional data-transfers



Doing things in parallel is better than doing serially

- GPUs are large. You want to maximize the "global occupancy" (how many compute units you are using)
  - You may have no choose than to run multiple kernels in parallel
- PCI is damn slow! You want to:
  - Saturate the Bandwidth! PCIs is a "fully-duplex" protocol so do concurrent bidirectional transfers<sup>5</sup>
  - Overlaps compute and data-transfer

<sup>&</sup>lt;sup>5</sup> if you are not doing it, you are wasting bandwidth



# Concurrency

```
Host Threads
                                              No wait
   #pragma omp parallel for
                                              for (auto c: commands)
1
                                           1
   for (auto c: commands)
                                                #pragma omp target [...] nowait
2
                                           2
     #pragma omp target [...]
                                                 {}
3
                                           3
      {}
                                           4
                                              #pragma omp taskwait
                                           5
```

(The target region can be anything. A *target team distribute...* followed by a kernel, or a *target update*)

<sup>&</sup>lt;sup>6</sup>Please implementer support meta-directive so I don't need to 'ifdef' my poor benchmark and have two binaries



### SYCL Concurrency

```
Out of order queue:
```

```
sycl::queue Q;
for (autoδ c: commands)
do_work(Q, c);
Q.wait();
```

Pools of In order Queues:

```
const sycl::device D;
1
    const sycl::context C(D);
2
    std::vector<sycl::queue> Qs;
3
    // Creating the in-order queues
4
    for (auto : commands)
5
      Qs.push_back(
6
         sycl::queue(
7
            C, D,
8
9
            sycl::property::queue::in order{}
         );
10
       ):
11
    // Submitings jobs
12
    for (int i = 0; i < commands.size(); i++)</pre>
13
       do_work(Qs[i], commands[i]);
14
15
    for (auto &Q : Qs)
     Q.wait();
16
```



Measurement

- We will measure the time is take to perform N commands serially. Commands can be
  - Memcopy from Device memory to Host memory<sup>7</sup>
  - Memcopy from Malloced memory to Device
  - ...
  - Compute kernel
- Them we will measure the time is took to perform them concurrently
- Success is we have a N-x speed-up!

<sup>&</sup>lt;sup>7</sup>Host memory = Pinned Memory



## A little bit of technical details<sup>10</sup>

- $\cdot$  We auto-tune the commands so they take the same times
  - Data-transfer payload a large (few hundreds of megabyte). We are reaching "peak" BW.
  - The compute kernel use only one work-item / cuda-threads. But consist of large FMA  ${\rm chains}^8$
- $\cdot$  We run the experiment 200 times and take the min time<sup>9</sup>
- In openmp we first *enter-data* and then use *update* for the memcopy
- For OpenMP pinned memory: We used omp\_target\_alloc\_host and try to use llvm\_omp\_target\_alloc\_host

<sup>8</sup>cl-peak like

<sup>9</sup>Principle of charity and this avoid dealing with all the JITing, power throttling, ... noises

<sup>10</sup>Just to make you think that I know what I'm talking about...



#### Small Log of a AMD run:

```
./sycl in_order --commands H2D D2H
Minimum Measured Total Time Serial: 69793us
Minimum Time Command 0 ( HD): 34912us (28.6434 GBytes/s)
Minimum Time Command 1 ( DH): 34881us (28.5405 GBytes/s)
Maximum Theoretical Speedup: 1.99911x
Minimum Measured Total Time //: 42465us (46.9922 GBytes/s)
Speedup Relative to Serial: 1.64354x
## in_order | HD DH | SUCCESS: Close from Theoretical Speedup
```

Success!11

<sup>11</sup>I have kind of a "easy" threshold for success, 30% of ideal



### Nvdia A100: OpenMP

Using:

- clang version 16.0.0 https://github.com/intel/llvm.git aa69e4d9b86
- cudatoolkit 11.8.0

commands	host threads	nowait
СС	SUCCESS	FAILURE
C M2D	SUCCESS	FAILURE
C D2M	SUCCESS	FAILURE
H2D D2H	NOT RUN	NOT RUN
M2D D2M	FAILURE	FAILURE

- Was not able to get Host allocation to work
- Nowait -> OpenMP Runtime Issue



#### NVDIA A100: SYCL

Using:

- clang version 16.0.0 https://github.com/intel/llvm.git 055ee225
- cudatoolkit 11.8.0

commands	Qs in-order	Q out-of-order
СС	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	kind of SUCCESS	Kind of SUCCESS
M2D D2M	FAILURE	FAILURE

Bidirectional bandwidth higher than unidirectional, but not in the 30% tolerance



#### AMD MI250: OpenMP

Using:

• AMD clang version 15.0.0

https://github.com/RadeonOpenCompute/llvm-project roc-5.4.0 22465 d6f0fe8

• rocm-5.4.0

commands	host threads	nowait
СС	SUCCESS	FAILURE
C M2D	SUCCESS	FAILURE
C D2M	SUCCESS	FAILURE
H2D D2H	NOT RUN	NOT RUN
M2D D2M	FAILURE	FAILURE

- Was not able to get Host allocation to work
- Nowait -> OpenMP Runtime Issue



#### AMD MI250: SYCL

Using:

- clang version 16.0.0 (git@github.com:intel/llvm.git 0b1fd8df661)
- rocm-5.4.0

commands	Qs in-order	Q out-of-order
СС	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	SUCCESS	SUCCESS
M2D D2M	FAILURE	FAILURE

M2D, D2M Failure -> Not a SYCL issue. Lower level problem



#### Intel PVC: OpenMP

- Using OneAPI 2022.12.30.003
- ZE\_AFFINITY\_MASK=0.0
- LIBOMPTARGET\_LEVEL\_ZERO\_USE\_IMMEDIATE\_COMMAND\_LIST=1
- LIBOMPTARGET\_LEVEL0\_USE\_COPY\_ENGINE=main

commands	host threads	nowait
СС	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	FAILURE	FAILURE
M2D D2M	FAILURE	FAILURE

H2D, H2M -> We are aware of the bug. Working with Intel to mitigate it.



#### Intel PVC: SYCL

- Using OneAPI 2022.12.30.003
- ZE\_AFFINITY\_MASK=0.0
- SYCL\_PI\_LEVEL\_ZERO\_USE\_IMMEDIATE\_COMMANDLISTS=1

commands	Qs in-order	Q out-of-order
СС	SUCCESS	SUCCESS
C M2D	SUCCESS	SUCCESS
C D2M	SUCCESS	SUCCESS
H2D D2H	FAILURE	FAILURE
M2D D2M	FAILURE	FAILURE

H2D, H2M -> We are aware of the bug. Working with Intel to mitigate it.



Conclusion

### Conclusion

Good news:

- Overlaps of compute/compute and compute/data-transfert work in all Hardware, all programming model!
- intel/SYCL rocks in all the backend!
- If you want PCI bi-directional data-transfer concurrency one need need to use Host Memory<sup>12</sup>

Not so Good news:

- Currently PVC doesn't exploit PCI full-duplex capability
- OpenMP Nowait need some love on AMD, NVDIA
- I was not able to use host-memory on AMD, NVDIA

<sup>12</sup>Also know at pinned memory



Thanks for a lot of people who helped me with this talk (Colleen, Abhi, Aksel, ...).

This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of the U.S. Department of Energy (DOE) Office of Science and the National Nuclear Security Administration.

This research used resources of the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.

